




# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/761,753	01/20/2004	Karl Edwards	LT-106 Div . 2	2868
1473	7590	05/20/2005	EXAMINER	
FISH & NEAVE IP GROUP			NGUYEN, HIEP	
ROPES & GRAY LLP			ART UNIT	
1251 AVENUE OF THE AMERICAS FL C3			PAPER NUMBER	
NEW YORK, NY 10020-1105			2816	

DATE MAILED: 05/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/761,753	Applicant(s) EDWARDS, KARL 	
	Examiner Hiep Nguyen	Art Unit 2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 10 March 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-3,5-24,38 and 39 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3,5-24,38 and 39 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

This is responsive to the amendment filed on 03-10-05. The claims remain rejected under Nolan (et al. (US Pat. 6,020,792). The rejection changes slightly for clarification.

#### *Claim Rejections - 35 USC § 112*

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-3, 5-24, 38 and 39 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction and/or clarification is required.

Regarding claims 1, the recitation “ creates a very small difference in voltage” on lines 13-14 and 19-19 is indefinite because it is not clear what it is meant by. It is not clear where in the circuit the “very small difference in voltage” is created. As understood by the examiner, the first and second trigger voltages are small threshold signals. The same rationale is true for claim 5.

Claim 5 is indefinite because many elements cannot be identified in the circuit for instance the “output of an oscillator”, “a first latch transistor”, a second latch transistor”, “a SET transistor”, “a RESET transistor” and “ a first current”. The recitation “at the first state, conducting a first current in the first latch transistor and the SET transistor such that the SET transistor is biased at a point close to a first threshold; at the second state, conducting the first current in the second latch transistor and the RESET transistor such that the RESET transistor is biased at a point close to a second threshold” is indefinite because it is not clear how at the first state a first current can be conducted by two transistors (first latch transistor and SET transistor) and at the second state how the same “a first current” can be conducted by two other transistors (second latch transistor and RESET transistor).

Regarding claims 38 and 39, the recitation “wherein the first trigger signal is more than an order of magnitude less than the full Vbe voltage of the SET transistor” is indefinite

Art Unit: 2816

because it is confusing. It is not clear why the "first/second trigger signal" can be "more" and "less" than the "Vbe voltage". Clear explanation is required.

Claims 2, 3 and 6-24 are indefinite because of the technical deficiencies of claims 1 and 5.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-3, 5, 6, 38 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nolan et al. (US Pat. 6,020,792) in view of Guedj (US Pat. 6,118,315).

Regarding claims 1-3, figure 3 of Nolan shows a latch circuit having an output (166), the output having a first state and a second state, the output being controllable by a first trigger signal (162) and second trigger signal (164), the latch circuit comprising:

a SET circuit, not shown, having an input connected to the (S) input;

a RESET circuit not shown, having an input connected to the (R) input.

The SET/RESET flip-flop circuit has the following basic function (see attached US Pat. 5,541,544): when a first trigger signal applied to the (S) input reaches a first threshold, a current is conducted by the SET circuit and the SET output (Q) is high. When a second trigger signal applied to the (R) input reaches a second threshold, a current is conducted by the RESET circuit and the RESET output (QN) is high. Figure 3 of Nolan does not show that the first and second trigger signals have very low threshold voltage. Guedj teaches that native transistors have very low threshold voltage close to zero volt (col.5, lines 18-20). Therefore, it would have been obvious to an artisan having skills in the art to replace the input transistors of the set/reset circuit with the native transistors taught by Guedj for providing fast latch circuit. Figure 3 of Nolan shows that the latch circuit forms a switching portion of an

Art Unit: 2816

oscillator circuit. Figure 3 is a circuit of a temperature-compensated oscillator circuit (Abstract and col.3, lines 55-66). The level-shifting circuit is circuit 150.

Regarding claims 5, 6, 38 and 39, figure 3 of Nolan shows a method oscillating the output an oscillator, the output having a first state and a second state, the oscillator including a latch (160), the latch including a first latch transistor a second latch transistor, a SET transistor and a RESET transistor (well known, not shown including in circuit 160), the method comprising:

at the first state, conducting a first current in the first latch transistor and the SET transistor such that the SET transistor is biased at a point close first threshold by the SET input signal);

at the second state, conducting the first current in the second latch transistor and the RESET transistor such that the RESET transistor is biased at a point close to a second threshold (by the RESET input signal);

varying the output from the first state to the second state by providing a trigger current raise the base of the SET transistor over a first threshold; and varying the output from the second state to the first state by providing the trigger current to raise the base of the RESET transistor over second threshold. Figure 3 of Nolan does not show that the first and second trigger signals have very low threshold voltage. Guedj teaches that native transistors have very low threshold voltage close to zero volt (col.5, lines 18-20). Therefore, it would have been obvious to an artisan having skills in the art to replace the input transistors of the set/reset circuit with the native transistors taught by Guedj for providing fast latch circuit. Note that the above method of functioning a SET/RESET flip-flop is basically well known (see reference 5,541,544). By applying a signal to a SET/RESET in put of the SET-RESET flip-flop, the outputs of the flip-flop change states when the input signals of the flip-flop circuit reach the thresholds of the SET/RESET transistors. Figure 3 shows a temperature-compensating oscillator. With the native transistors, the threshold voltage is less that the  $V_{be}$  voltage of the bipolar transistors.

Art Unit: 2816

***Conclusion***

Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

05-17-05.



**TUANT.LAM  
PRIMARY EXAMINER**